Skip to main content

nxAccess Execution Engine

Preload, Trigger, Update, Send

A unique feature of the nxAccess solution is the ability to leverage hardware for latency critical strategies while maintaining the flexibility of software ensuring a smooth transition to FPGA technology.

The Enyx Execution Engine enables software applications to manage the order execution protocol and FPGA logic to trigger and send orders to the exchange in the following sequence:

Orders or templates of orders are preloaded by software into the execution engine buffers.

Hardware business logic uses market data or order fill notification to request the trigger of a preloaded buffer & provide fields to update the order.

Once triggered, the selected buffer is updated with fields from the hardware business logic & any required variables previously initialized by the software.

The fully updated order is sent to the exchange.

Performance Reports

Hardware Tick-to-Trade w/ Pattern matcher

389 ns*

Hardware Tick-to-Trade w/o Pattern matcher

624 ns*

Software Tick-to-Trade

1.5 µs*

*SOP-to-SOP latency measured on the switch for the Chicago Mercantile Exchange (CME)

Fully integrated FPGA-based market data processing

To accommodate a wide range of trading strategies with varying latency profiles, nxAccess provides two paths to deliver and process incoming market data.

An embedded FPGA-based feedhandler with order book building allows algorithms to make trading decisions based on the most complete view of the market.

Additionally, pattern matcher functionality within nxAccess provides a raw market data decoder which quickly extracts key values, such as prices or quantities, allowing users to implement ultra-low latency trading strategies using lightweight market data processing.

Supported Markets

nxAccess: FPGA-based Trading Engine

Hardware performance with software flexibility

nxAccess uses a hybrid implementation with an FPGA data path for latency critical logic and an accelerated software data path for more complex and less latency sensitive logic.

  1. Normalized market data – the FPGA feed handler arbitrates, decodes, normalizes and builds order books for all subscribed symbols.  Delivers normalized data to both hardware & software trading logic.
  2. Raw market data – the pattern matcher extracts specific signals (i.e. trade summaries) without normalization, bypassing the feed handler, to further reduce latency. Delivers raw data to hardware trading logic only.
  3. Order fill notifications – the execution engine receives incoming order fill notifications from the exchange.  Delivers raw data to both hardware & software trading logic.
  1. Hardware trigger (HLS or HDL)
    • Provides easy-to-use, low latency interface to the hardware algorithm.
  2. Software trigger (C++)
    • Uses the same interface as the hardware trigger, allowing for software emulation of hardware business logic (example bus + reference firmware).
    • Hardware trigger can detect duplicate/delayed triggers from software and react accordingly
  3. Direct send via software trading application (C++)
    • Simple software only path for non-latency sensitive applications

nxAccess: The Pattern Matcher

Hardware performance with software flexibility


nxAccess uses a hybrid implementation with an FPGA data path for latency critical logic and an accelerated software data path for more complex and less latency sensitive logic.

  • Users can configure the fields and messages that the decoders will extract
  • Ultra low latency decoders receive raw market data directly from the MAC/PCS and are both protocol & message aware – allowing for reliable and accurate field extraction
  • Price & instrument normalization can be removed to further reduce latency
  • Pattern matcher provides field updates to the trading logic via a tag/value bus

Specifications

  • Supports up to 8000 symbols
  • Symbols / Message type / Book depth filtering
  • A/B feed arbitration by message
  • Book-based and/or order-based market data updates
  • Market data & order execution exchange resynchronization
  • Full Hardware TCP Stacks
  • 2 MBytes of in-FPGA order storage
    • Up to 16 000+ order buffers
    • Orders can be stored one-by-one or in bulk
    • Order MTU up to 1504 Bytes
  • Kill switch with software heartbeat & bandwidth watchdog
  • Aggregated Rx/Tx audit trail
  • Monthly performance & EDC updates

More About Exegy

Related Resources

Image - Exegy Default

Exegy Optimizes Execution Stack Performance with Advanced Connectivity and a 71% Latency Reduction 

New nxAccess capabilities enable firms to dynamically switch to the fastest available exchange session and private links in real-time.  NEW YORK and ST. LOUIS – April 8, 2026 – Exegy, a leading provider of market data, trading technology, and managed services for the…

what is a consolidated tape?

What Is a Consolidated Tape?

A Simple Guide to Market Data Consolidation Financial markets generate massive amounts of data across exchanges, trading venues, and regions. But without a way to unify that information, market participants…

Dynamic Rebalancing Readiness Starts with Infrastructure

OPRA traffic is already growing more complex. Dynamic rebalancing readiness will be even harder to achieve because message distribution and burst behavior are harder to predict. Use this checklist to…